of

Sheet

SRC027

Approved for use through 07/31/2000. CMB 6831-0031
Peters are Trademark Omce; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Requedon Act of 1993, no persons are required to respond to a collection of Information unless it displays a valid. OMS control number. Application Number Substitute for form 1449A/PTO 10/618,041 Filing Date July 11, 2003 INFORMATION DISCLOSURE First Named Inventor Lee A. Burton STATEMENT BY APPLICANT Art Unit 2143 (Use as many sheets as necessary) **Examiner Name** Not Yet Assigned

Attorney Docket No.

			U.S. PATENT	DOCUMENTS	
Examiner Initials	Cite No.1	Document No. No. – Kind Code ²	Publication Date MPM-DD-YYYY	Name of Patentee or Applicant of Ched Doc	Pages, Columns, Unes, Where Releva Passages or Relevant Figures Appea
	*	US-8,052,134	04/18/2000	Faster	Column 3, lines 12-25; column 5, lines 30 column, 8, line 12; column 8, lines 63 to column 7 line 10.
9		US-4,972,457	11/20/1990	O'Sullivan	Column 4, lines 3-12, column 5, lines 50-5 column 7, lines 7-41.
		U\$-6,452,700 B1	09/17/2002	Maya, Jr.	Column 4, lines 20-42.
	<u> </u>	US-6,889,959	03/80/1999	Whittaker et al.	Column 4, Bnes, 42-49.
		US-6,581,157 B1	08/17/2003	Chiles et al.	Column 8, fine 88 to column 9 line 8.
<u> </u>		US-6,480,014 B1	11/12/2002	Li et al.	Column 2, lines 47-56.
		US			
		US-			
		U\$-			
		US-			
			FOREIGN PAT	ENT DOCUMENTS	
Examiner Initials	Cite No.1	Foreign Patent Document Country Code ³ Number ⁴ Kind Code	Publication Da MM-DD-YYY		
		,			
			<u> </u>		
					

EXAMINER SIGNATURE	mell	DATE CONSIDERED	149/05

EXAMINER: Initial it reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at www.usoto.gov or MPEP 901.04. Prior Office that issued the document, by the two-letter code (MIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Noted document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is estached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form anti/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/088(08/03)

Approved for use through 07/31/2008, OMB 0551-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
thection of information unless it displays a valid. OMB control number.

Substitute for f	form 1449A/PTC)		Application Number	10/618,041	
				Filing Date	July 11, 2003	
	RMATION I			First Named Inventor Lee A. Burton		
STA	TEMENT BY	APPL	LICANT	Art Unit		
(Use as many she	ets as necessay)			Examiner Name		
Sheet	1	of	5	Attorney Docket No.	SRC027	

			U.S. PATENT	DOCUMENTS			
Examiner Inhlals	Cite No.1	Document No. No. – Kind Code ²	Publication Date MM-DD-YYYY	Name of Patentee of Applicant of Cited Do		Where Relevant Pass Figures Appear	sage
Ś.		US-5,903,771	05/11/1999	Sgro et al.	Figs 1 & 6, col. 3, line 51, col 7, lines 1-27.	30-67, col 4, line	15 T-
		US-6,192,439	02/20/2001	Grunewald et al.	Fig 3, col 3, lines 53-	57, col 4, lines 1-64	4,
		US-6,076,152	06/13/2000	Huppenthal et al.		·	
		US-6,052,773	04/18/2000	DeHon et al.			
		U\$-5,230,057	07/20/1993	Shido, et al.			
3		US-5,892,962	04/06/1999	Cloutier			
		us				·	
		U\$-			/		
		US-					
		US					
		us-	<u></u>				
				TENT DOCUMENT			
Examiner Cite		Foreign Patent Document Country Code Number Kind Code	Publication (s MM-DD-YY			ges or Relevant	Y ⁰
Annie de la Contraction de la							_
	 -						

	/ L	·		
EXAMINER (SIGNATURE)	7	ordf	DATE CONSIDERED	12/9/05

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 808. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents of www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPQ Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. (Kind of document by the appropriate symbols as indicated on the document under WIPQ Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08a(08/03)
Approved for use brough 07/31/2006, OMB 0551-0031
Fredoricals Office; U.S. OEPARTMENT OF COMMERCE

	Under the P	aporwárk R	eduction Act of 1995.	no persons are required to respond to a collection	on of Information unless it displays a valid. OMB control number
Substitute for	form 1449A/PTO			Application Number	10/618,041
	•			Filing Date	July 11, 2003
	ORMATION I			First Named Inventor	Lee A. Burton
STA	TEMENT BY	APPI	LICANT	Art Unit	
(Use as many sh	eeis at necessay)			Examiner Name	
Sheet	2	of	5	Attorney Docket No.	SRC027

		NON PATENT LITERATURE DOCUMENTS							
Examiner Cits No.1		Include name of the author (in GAPITAL LETTER\$), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-lasue number(s) publisher, city and/or country where published							
3		AGARWAL, A., et al., "The Raw Compiler Project", pages 1-12, http://cag-www.lcs.mit.edu/raw, Proceedings of the Second SUIF Compiler Workshop, Augs. 21-23, 1997.							
		ALBAHARNA, OSAMA, et al., "On the viability of FPGA-based integrated coprocessors", © 1996 IEEE, Publ. No. 0-8188-7548-9/96, Pages 206-215.							
		AMERSON, RICK, et al "Teramac—Configurable Custom Computing", © 1995 IEEE, Publ. No. 0-8188-7086-X/95, Pages 32-38.							
		BARTHEL, DOMINIQUE August 25-26, 1997, "PVP a Parallel Video coProcessor", Hot Chips IX. Pages 203-210.							
		BERTIN, PATRICE, et al., "Programmable active memories: a performance assessment", © 1993 Massachusetts institute of Technology, Pages 88-102.							
		BITTNER, RAY, et al., "Computing kernels implemented with a wormhole RTR CCM", @ 1997 IEEE, Publ. No. 0-8185-8159-4/97, Pages 98-105.							
		BUELL, D., et al. "Splash 2: FPGAs In a Custom Computing Machine - Chapter 1 - Custom Computing Machines: An Introduction", Pages 1-11, http://www.computer.org/espress/catalog/bp07413/spls-ch1.html (originally believed published in J. of Supercomputing, Vol. IX, 1995, PP. 219-230.							
		CASSELMAN, STEVEN, "Virtual Computing and The Virtual Computer", @ 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 43-48.							
		CHAN, PAK, et al., "Architectural tradeoffs in field-programmable-device-based computing systems", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 152-161.	_						
		CLARK, DAVID, et al., "Supporting FPGA microprocessors through retargetable software tools", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 195-103.							
		CUCCARO, STEVEN, et al., "The CM-2X: a hybrid CM-2/Xilink prototype", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 121-130.							
		CULBERTSON, W. BRUCE, ot al., "Exploring architectures for volume visualization on the Teramac custom computer", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 80-88.	_						
		CULBERTSON, W. BRUCE, et al., "Defect tolerance on the Teramac custom computer", @ 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 116-123.							
		DEHON, ANDRE, "DPGA-Goupled microprocessors: commodity IC for the early 21 st century", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 31-39.	<u> </u>						
		DEHON, A., et al., "MATRIX A Reconfigurable Computing Device with Configurable Instruction Distribution", Hot Chips IX, August 25-26, 1997, Stanford, California, MIT Artificial Intelligence Laboratory.							
100		DHAUSSY, PHIUPPE, et al., "Global control synthesis for an MIMD/FPGA machine", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 72-81.							

PTO/SE/DS((DS/CS)
Approved for uso through 07/31/2005, OMB 0551-0031
Pattent and Trademark Officer U.S. DEPARTMENT OF COMMERCE

	Under the P	aporwork Re	eduction Act of 1995	no persons are required to respond to a collecti	on of information unless it displays a valid. OMA	control number.
Substitute for	form 1449A/PTC)		Application Number	10/618,041	
				Filing Date	July 11, 2003	
INFORMATION DISCLOSURE				First Named Inventor	Lee A. Burton	
STA	TEMENT BY	/ APPL	ICANT	Art Unit		
(Use as many she	ets as necessay)			Examiner Name		,
Sheet	3	of	5	Attorney Docket No.	SRC027	

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Che No.	Include name of the suthor (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, ofic.), date, page(s), volume-issue number(s) publisher, city and/or country where published	7°
9		ELLIOTT, DUNCAN, et al., "Computational Ram: a memory-SIMD hybrid and its application to DSP", © 1992 IEEE, Publ. No. 0-7803-0246-X/92, Pages 30.6.1-30.6.4.	
1		FORTES, JOSE, et al., "Systolic arrays, a survey of seven projects", @ 1987 IEEE, Publ. No. 0018- 9162/87/0700-0091, Pages 91-103.	
		GOKHALE, M., et al., "Processing in Memory: The Terasys Massively Parallel PIM Array" @ April 1986, IEEE, Pages 23-31.	
		GUNTHER, BERNARD, et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 10-17.	
		HAGIWARA, HIROSHI, et al., "A dynamically microprogrammable computer with low-level parallelism", © 1980 IEEE, Publ. No. 0018-9340/80/07000-0577, Pages 577-594.	
		HARTENSTEIN, R. W., et al. "A General Approach in System Design Integrating Reconfigurable Accelerators," http://xputers.informatik.uni-kl.de/papers/paper028-1.html , IEEE 1996 Conference, Austin, TX, Oct. 9-11, 1996.	
		HARTENSTEIN, REINER, et al., "A reconfigurable data-driven ALU for Xputers", @ 1894 IEEE, Publ. No. 0-8186-5490-2/94, Pages 139-146.	
		HAUSER, JOHN, et al.: "GARP: a MIPS processor with a reconfigurable co-processor", © 1997 IEEE, Publ. No. 0-08186-8159-4/97, Pages 12-21.	
		HAYES, JOHN, et al., "A microprocessor-based hypercube, supercomputer", © 1986 IEEE, Publ. No. 0272-1732/86/1000-0006, Pages 6-17.	
		HERPEL, H. —J., et al., "A Reconfigurable Computer for Embedded Control Applications", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 111-120.	
		HOGL, H., et al., "Enable↔: A second generation FPGA processor", @ 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 45-53.	
		KING, WILLIAM, et al., "Using MORRPH in an industrial machine vision system". © 1996.IEEE, Publ. No. 08186-7548-9/96, Pages 18-26.	
		MANOHAR, SWAMINATHAN, et al., "A pragmatic approach to systolic design", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0483, Pages 463-472.	
		MAUDUIT, NICOLAS, et al., "Leeuro 1.0: a piece of hardware LEGO for building neural network systems," © 1992 IEEE, Publ. No. 1045-9227/92, Pages 414-422.	
		MIRSKY, ETHAN A., "Coarse-Grain Reconfigurable Computing", Massachusetts Institute of Technology, June 1996.	
12		MIRSKY, ETHAN, et al., "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 167-166,	

PTO/SB/08a(68/09)
Approved for use through 07/S1/2003, OM8 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Socian of information unless it displays a used. Chair account in the commence of the commence o

Substitute for	form 1449A/PTC)		Application Number	10/618,041
				Filing Date	July 11, 2003
	RMATION			First Named Inventor	Lee A. Burton
STA	TEMENT BY	APPL	JCANT	Art Unit	_
(Use as many she	Use as many sheets as necessay)			Examiner Name	
Sheet	4	01	5	Attorney Docket No.	SRC027

		NON PATENT LITERATURE DOCUMENTS						
Examiner Cile Initials" No."		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-lesue number(s) publisher, city and/or country where published						
(S)		MORLEY, ROBERT E., Jr., et al., "A Massively Parallel Systolic Array Processor System", @ 1988 IEEE, Publ. No. CH2603-9/88/0000/0217, Pages 217-225.						
1		PATTERSON, DAVID, et al., "A case for intelligent DRAM: IRAM", Hot Chips VIII, August 19-20, 1996, Pages 75-94.						
		PETERSON, JANES, at al., "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures", @ 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 178-187.						
		SCHMIT, HERMAN, "Incremental reconfiguration for pipelined applications," @ 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 47-55.	·					
		SITKOFF, NATHAN, et al., "Implementing a Genetic Algorithm on a Parallel Custom Computing Machine", Publ. No. 0-8186-7086-X/95, Pages 180-187.						
		STONE, HAROLD, "A logic-in-memory computer", © 1970 IEEE, IEEE Transactions on Computers, Pages 73-78, January 1990.						
		TANGEN, UWE, et al., "A parallel hardware evolvable computer POLYP extended abstract", © 1997 IEEE, Publ. No. 0-8186-8159/4/97, Pages 238-239.						
		THORNBURG, MIKE, et al., "Transformable Computers", © 1994 IEEE, Publ. No. 0-8186-5602-6/94, Pages 674-679.						
		TOMITA, SHINJI, et al., "A computer low-level parallelism QA-2", @ 1986 IEEE, Publ. No. 0-0384-7495/86/0000/0280, Pages 280-289.						
		TRIMBERGER, STEVE, et al., "A time-multiplexed FPGA", @ 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 22-28.						
		UEDA, HIROTADA, et al., "A multiprocessor system utilizing enhanced DSP's for Image processing", © 1988 IEEE, Pubi. No. CH2603-9/88/0000/0611, Pages 611-620.						
		VILLASENOR, JOHN, et al., "Configurable computing", @ 1997 Scientific American, June 1997.						
		WANG, QUIANG, et al., "Automated field-programmable compute accelerator design using partial evaluation", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 145-154.						
		W.H. Mangione-Smith and B.L. Hutchings. Configurable computing: The Road Ahead. In Proceedings of the Reconfigurable Architectures Workshop (RAW97), pages 81-96, 1997.						
		WIRTHLIN, MICHAEL, ct al., "The Nano processor: a low resource reconfigurable processor", @ 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 23-30.						
		WIRTHLIN, MICHAEL, et al., "A dynamic instruction set computer", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 99-107.						
B		WITTIG, RALPH, et al., "One Chip: An FPGA processor with reconfigurable logic", © 1998 IEEE, Publ. No. 0-8186-7548-996, Pages 126-135.						

15:06

PTO/SR/08a(08/03)
Approved for use through 07/31/2006, OMS 0651-0/31
Patent and Tradomack Office; U.S. DEPARTMENT OF COMMERCE section of information unless it disalava a valid nate

Substitute for t	form 1449A/PTO			Application Number	10/618,041
				Fillng Date	July 11, 2003
	RMATION			First Named Inventor	Lee A, Burton
STA	TEMENT BY	APPI	LICANT	Art Unit	
(Use as many she	ets as necessay)			Examiner Name	
Sheet	5	of	5	Attorney Docket No.	SRC027

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the hem (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	74	
B		YAMAUCHI, TSUKASA, et al., "SOP: A reconfigurable massively parallel system and its controldata flow based compiling method", @ 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 148-156.		
		"Information Brief", PCI Bus Technology, © IBM Personal Computer Company, 1997, Pages 1-3.		
18		YUN, HYUN-KYU AND SILVERMAN, H. F.; "A distributed memory MIMD multi-computer with reconfigurable custom computing capabilities", Brown University, 10-13 Dec. 1997, pp. 7-13.		

SIGNATURE DATE CONSIDERED 149	105

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or relain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, proparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.